

# Self-biasing Reference Current Source with Two Nagata Current Mirrors Insensitive to Temperature and Supply Voltage

Tianrui Feng<sup>1,a</sup>, Takashi Hosono<sup>1,b</sup>, Souma Yamamoto<sup>1,c</sup>, Takafumi Kamio<sup>1,d</sup>  
Shogo Katayama<sup>1,e</sup>, Anna Kuwana<sup>1,f</sup>, Haruo Kobayashi<sup>1,g,\*</sup>, Kouji Hirai<sup>2,h</sup>  
Akira Suzuki<sup>2,i</sup>, Satoshi Yamada<sup>2,j</sup>, Tomoyuki Kato<sup>2,k</sup>, Ritsuko Kitakoga<sup>2,l</sup>  
Takeshi Shimamura<sup>2,m</sup>, Nobuto Ono<sup>2,n</sup>, Kazuhiro Miura<sup>2,o</sup>

<sup>1</sup>Division of Electronics and Informatics, Gunma University

1-5-1 Tenjin-cho, Kiryu-shi, Gunma, 376-8515, Japan

<sup>2</sup>Jedat Inc., 1-1-12 Minato, Chuo-ku, Tokyo. 104-0043, Japan

\*Corresponding author

<sup>a</sup><t201d607@gunma-u.ac.jp>, <sup>b</sup><t201d072@gunma-u.ac.jp>, <sup>c</sup><t160d126@gunma-u.ac.jp>

<sup>d</sup><t170d037@gunma-u.ac.jp>, <sup>e</sup><t15304906@gunma-u.ac.jp>, <sup>f</sup><kuwana.anna@gunma-u.ac.jp>

<sup>g</sup><koba@gunma-u.ac.jp>. <sup>h</sup><hirai.kouji@jedat.co.jp>, <sup>i</sup><suzuki.akira@jedat.co.jp>

<sup>j</sup><yamada.satoshi@jedat.co.jp>, <sup>k</sup><kato.tomoyuki@jedat.co.jp>, <sup>l</sup><kitakoga.ritsuko@jedat.co.jp>

<sup>m</sup><shimamura.takeshi@jedat.co.jp>, <sup>n</sup><ono.nobuto@jedat.co.jp>, <sup>o</sup><miura.kazuhiro@jedat.co.jp>

**Keywords:** peaking current mirror, reference current source, temperature insensitivity, supply voltage insensitivity

**Abstract.** This paper proposes a temperature and supply voltage insensitive CMOS current reference with two self-biasing Nagata current sources. They are fed-back to each other and their outputs with appropriate weights are subtracted which realizes a reference current insensitive to temperature and supply voltage. The proposed circuit is designed in TSMC 180nm process, with 3.3V supply voltage, and SPICE simulations show that it achieves a current of 22 $\mu$ A and its variation is less than 5% over the temperature range of -20°C to 70°C.

## 1. Introduction

Current references are one of the key building blocks in analog circuits such as amplifiers, oscillators and data converters [1]. Moreover, a reliable reference current independent of process, supply voltage and temperature (PVT) variation is a necessity for designing analog ICs. The bandgap reference circuit is widely used. It sums the negative and positive temperature coefficients voltages or currents generated by the base-emitter voltage ( $V_{be}$ ) and  $\Delta V_{be}$  of the BJT, and the reference voltage or current is obtained [4,5]. But the conventional bandgap reference needs (parasitic) bipolar transistors and an operational amplifier which increase chip area and power. For a low power dissipation and nano-ampere current, references consisting of MOS transistors operating in subthreshold region are presented in [6, 7]. One of the widely used current reference circuits is the peaking current mirror invented by Minoru Nagata in 1966 [1-3], referred to as the Nagata current mirror; it is mainly used as a supply voltage insensitive reference current source with simple configuration. Its several modified circuit topologies have been reported [11-14].

In this paper, we consider a reference current source which uses PMOS-type and NMOS-type Nagata current sources that are fed-back to each other with self-biasing configuration for supply voltage insensitivity; to achieve temperature insensitivity, their output current difference with

appropriate weighting is obtained by a subtraction circuit. SPICE simulations assuming TSMC 0.18 $\mu\text{m}$  CMOS parameters verify its performance. Here, we do not consider the absolute value of the output current, only its temperature and supply voltage independence.

Section 2 details an analysis of the conventional Nagata current mirror, and Section 3 describes the proposed circuit with simulation results. Section 4 shows its comparison with other works and Section 5 provides conclusion.

## 2. Analysis of Nagata Current Mirror Circuit

The Nagata current mirror has nonlinear input-output current characteristics (Figs. 1, 2); it has a peak with respect to the supply voltage (or the input current) change [1-3]. We start by deriving the mathematical relationship between the input and output currents.




Fig. 1. Nagata current mirror.




Fig. 2. I-O current characteristics of Nagata current mirror.

It follows from the Kirchhoff voltage law that

$$V_{GS1} = V_{GS2} + RI_{in} \quad (1)$$

Assuming that the drain currents of M1 and M2 follow the square law in the saturation region, and ignoring the channel length modulation effect for simplicity, we have the following:

$$I_{in} = K_1(V_{GS1} - V_t)^2 \quad (2)$$

$$I_{out} = K_2(V_{GS2} - V_t)^2 \quad (3)$$

Here  $K = 1/2 \mu_n C_{ox} \frac{W}{L}$ .  $\mu_n$  is the electron mobility,  $C_{ox}$  is the unit capacitance of gate,  $(W/L)$  is an aspect ratio of the MOSFET.

The gate-source voltages  $V_{GS1}$ ,  $V_{GS2}$  of M1, M2 can be derived as

$$V_{GS1} = \sqrt{\frac{I_{in}}{K_1}} + V_t \quad (4)$$

$$V_{GS2} = \sqrt{\frac{I_{out}}{K_2}} + V_t \quad (5)$$

Substituting Eq. (4) and Eq. (5) into Eq. (1) yields the output current as

$$I_{out} = K_2 R^2 \left( \sqrt{\frac{I_{in}}{K_1 R^2}} - I_{in} \right)^2 \quad (6)$$

To find the maximal value of the output current in Fig.2, we differentiate  $I_{out}$  with respect to  $I_{in}$ , and write the result as:

$$\frac{dI_{out}}{dI_{in}} = 2K_2 R^2 \left( \sqrt{\frac{I_{in}}{K_1 R^2}} - I_{in} \right) \left( \sqrt{\frac{1}{K_1 R^2}} \times \sqrt{\frac{1}{4I_{in}}} - 1 \right) \quad (7)$$

When  $\frac{dI_{out}}{dI_{in}} = 0$ , we obtain the following:

$$I_{in1} = \frac{1}{K_1 R^2} \quad (8)$$

$$I_{in2} = \frac{1}{4K_1 R^2} \quad (9)$$

$I_{in2}$  is the value we need. Substituting it into Eq. (6) gives the maxima value of the output current as:

$$I_{out} = \frac{1}{16K_1 R^2} \times \frac{K_2}{K_1} \quad (10)$$


The equation above shows that the output current can be changed by adjusting resistor value and MOSFET size.

### 3. Proposed Reference Current Source

#### 3.1 Two Nagata Current Source Circuits Fed-back Each Other with Self-Bias Configuration

As mentioned above, the output current has a monotonically increasing property before reaching its peak and reverses after crossing the peak. To achieve a stable output current, the circuit should operate under negative feedback. That is, we can make the upper and lower current mirrors have different monotonic properties by setting the appropriate resistance values and MOSFET sizes.


As shown in Fig. 3 and Fig. 4, we make a resistor  $R_1$  bigger or smaller than  $R_2$  to make the circuit operate at point B or A which ensures negative feedback operation. Thus, the circuit can output a stable current. Here we chose point B; it means the output current of lower current mirrors has monotonically decreasing properties [8-10]. Fig. 5 shows simulated gate-source and drain-source voltages of M2 and  $I_{OUT}$  while Fig. 6 shows source-gate and source-drain voltages of M3 and  $I_{IN}$ . In Fig. 5, because the lower Nagata current mirror has monotonic decreasing property (Fig. 3 (b) red line), a slight decrease in  $V_{GS}$  for M2 makes its drain current insensitive to the supply voltage although  $V_{DS}$  increases. On the other hand, the output current of M3 increases slightly as a result of the channel length modulation effect, because the upper Nagata current mirror is biased to have monotonically increase property (Fig. 3 (b) blue line).




(a) The upper Nagata current mirror is in monotonically decreasing state while the lower is in decreasing state

(b) The upper is in increasing state while the lower is in decreasing state

Fig. 3. Input-output current characteristics of Nagata current sources.




(a) Investigated circuit




(b) Simulation results

Fig. 4. Investigated self-biasing Nagata current mirror circuit and SPICE simulation results.



(a) Investigated circuit



(b) Simulation results of M2

Fig. 5. Gate-source and drain-source voltages of M2.




Fig. 6. Source-gate and source-drain voltages of M3.

### 3.2 Subtraction Circuit

Although we already have a supply voltage insensitive output current as shown in Fig. 4, it remains temperature sensitive (Fig. 7). Since  $I_{IN}$  and  $I_{OUT}$  both increase when temperature increases, we can take a subtraction operation to cancel the temperature dependency.




Fig. 7. Input and output currents with temperature change.

We see in Fig. 4 that the input current is larger than the output current and slightly depends on the supply voltage; the output current remains insensitive to the supply voltage. So we amplify one output current to  $I_2$  and reduce the other one to  $I_1$  (Fig. 8). The difference current ( $I_3$ ) between the two currents ( $I_1, I_2$ ) flows through M7 and is insensitive to temperature. Re-amplifying it by M8 yields the desired value needed,  $I_{OUT}$ .




Fig. 8. Proposed reference current source with subtraction circuit and start-up circuit.




Fig. 9. Source-gate and source-drain voltages of M5 with respect to  $V_{DD}$ .




Fig.10. Gate-source and drain-source voltages of M6 with respect to  $V_{DD}$ .

Fig. 9 shows that in the subtraction circuit,  $V_{SD}$  of M5 becomes constant with respect to supply voltage  $V_{DD}$ , which is different from M3, and hence current  $I_1$  is insensitive to  $V_{DD}$ . Fig. 10 shows that the slight decrease in  $V_{GS}$  and increase in  $V_{DS}$  for M6 with respect to an increase in  $V_{DD}$  makes current  $I_2$  insensitive to  $V_{DD}$ .





Fig. 11. Simulated output current of the reference source circuit in Fig. 8.

When  $V_{DD}$  rises, M10 and M11 turn on. The current flowing through M10 and M11 increases, which causes the gate potential of M3 to decrease. At a certain time, M3 turns on, which makes M1, M2 and M4 turn on in order so the whole circuit starts to work. As the current keeps increasing, the gate voltage of M10 becomes lower than its threshold voltage, which makes it turn off. We see in Fig. 11 that the circuit operates properly with the startup circuit when  $V_{DD}$  rises from zero to 3.3V in 0.5 $\mu$ s. By appropriately setting the sizes of the MOSFETs in the subtraction circuit, the temperature dependency error is well cancelled; the output current has about 0.55 $\mu$ A error (2.5 % error) over the temperature range of -20 $^{\circ}$ C to 70 $^{\circ}$ C at 1.8V, and 0.3 $\mu$ A error (1.4 % error) with the supply voltage change between 1.5V to 3.3V.

#### 4. Comparison With Other Works

We have compared the proposed circuit with other existing designs in Table 1; it shows that the proposed current reference can work at a wide voltage. As the Nagata current source is compact, it is easy to realize supply voltage independent by using two self-biased Nagata current sources. The original Nagata current source does not care for the temperature variation, but the proposed Nagata current source suppresses the temperature variation dependency to some extent, though it may not be well insensitive to temperature. Also, its structure is not complicated and does not use an operational amplifier.

Table 1 Comparison of the proposed circuit with other design works

	<b>This Work</b>	[4]	[5]	[6]	[7]
Technology	<b>180nm</b>	500nm	180nm	350nm	180nm
Supply Voltage[V]	<b>1.5~3.3</b>	1.8	2.4~3.0	1.8~3.0	1.25~1.8
Reference Current	<b>22<math>\mu</math>A</b>	7.25 $\mu$ A	10 $\mu$ A	96nA	92.3nA
Temp Co. [ppm/ $^{\circ}$ C]	<b>277</b>	0.7	130	520	177
Temp Range [ $^{\circ}$ C]	<b>-20~70</b>	-20~150	-40~80	0~80	-40~85

#### 5. Conclusion

This paper has proposed a CMOS reference current source with two Nagata current mirror circuits that are fed-back to each other. Immunity to supply voltage change is realized using a self-biasing configuration while temperature insensitivity is realized by subtraction of the two Nagata current source outputs with appropriate weighting. Our SPICE simulation results with TSMC 0.18 $\mu$ m CMOS parameters showed its effectiveness. One advantage of our proposed circuit is that it does not need positive temperature coefficient resistors for realizing temperature insensitivity.

#### Acknowledgements

The authors would like to acknowledge Prof. Hiroshi Tanimoto and Dr. Tatsuji Matsuura for valuable comments. This work is supported by Adaptable and Seamless Technology Transfer Program through Target-Driven R&D (A-STEP) from Japan Science and Technology Agency (JST) Grant Number JPMJTR201C.

#### References

- [1] Inventor M. Nagata, *Japanese Patent*, Showa 46-16463 (Dec. 12, 1966).
- [2] *Analysis and Design of Analog Integrated Circuits*, P. R. Gray, P. J. Hurst, S. H. Lewis, R. G. Meyer, John Wiley & Sons Inc. (2009).
- [3] C. Mangelsdorf, “Stupid FET Tricks: The Zero-Gain Amplifier [Shop Talk: What You Didn’t Learn in School]”, *IEEE Solid-State Circuits, Magazine*, vol. 13, Issue 3, pp. 17-21 (Aug. 2021).
- [4] Y. Lu, B. Zhang, “A 1.8-V 0.7 ppm/ $^{\circ}$ C High Order Temperature Compensated CMOS Current Reference”, *Journal of Analog Integrated Circuits and Signal Processing*, vol.51, no.3, pp. 175–179 (Jun. 2007).
- [5] C. Wu, W. L. Goh, C. L. Kok, W. Yang, L. Siek, “A Low TC, Supply Independent and Process Compensated Current Reference”, *IEEE Custom Integrated Circuits Conference*, pp.1-4, San Jose (Sept 2015).

- [6] K. Ueno, T. Hirose, T. Asai, Y. Amemiya, "A 1- $\mu$ W, 600-ppm/ $^{\circ}$ C Current Reference Circuit Consisting of Subthreshold CMOS Circuits," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 57, no.9, pp. 681-685(Sept. 2010).
- [7] S. S. Chouhan, K. Halonen, " A 0.67 $\mu$ W, 177 ppm/ $^{\circ}$ C All MOS Current Reference Circuit in 0.18 $\mu$ m CMOS Technology," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 63, no. 8, pp. 723-727 (Aug. 2016).
- [8] K. Kimura, *United States Patent*, No.US 6,528,979 B2 (Mar. 4 , 2003).
- [9] *Design Technology of Analog CMOS Circuit for Mobile Wireless Terminal*, K. Kimura, Triceps Co., Ltd. (1999).
- [10] K. Fukahori, Y. Nishikawa, and A. R. Hamade, "A High Precision Micropower Operational Amplifier," *IEEE J. Solid-State Circuits*, vol. SC-14, pp. 1048-1058 (Dec. 1979).
- [11] T. Abe, H. Tanimoto, S. Yoshizawa, "A Simple Current Reference with Low Sensitivity to Supply Voltage and Temperature", *24th International Conference on Mixed Design of Integrated Circuits and Systems*, Bydgoszcz, Poland (Aug. 2017).
- [12] S. Yamamoto, T. Hosono, T. Kamio, S. Katayama, K. I. Ebisawa, T. Feng, A. Kuwana, H. Kobayashi "Self-Biasing MOS Reference Current Sources Insensitive to Supply Voltage and Temperature", *IEEE 3rd International Conference on Circuits and Systems*, Chengdu, China (Oct. 2021).
- [13] T. Hosono, T. Kamio, S. Yamamoto, J. Matsuda, K. Hirai, S. Katayama, T. Feng, A. Kuwana, H. Kobayashi, A. Suzuki, S. Yamada, T. Kato, R. Kitakoga, T. Shimamura, G. Adhikari, N. Ono, K. Miura, "Nagata Current Sources with Self-Bias Configuration Insensitive to Supply Voltage and Temperature", *International Conference on Electrical, Computer and Energy Technologies*, Cape Town, South Africa, (Dec. 2021).
- [14] T. Kamio, T. Hosono, S. Yamamoto, J. Matsuda, S. Katayama, A. Kuwana, A. Suzuki, S. Yamada, T. Kato, N. Ono, K. Miura, H. Kobayashi, "Design Consideration on MOS Peaking Current Sources Insensitive to Supply Voltage and Temperature", *International Conference on Analog VLSI Circuits*, Bordeaux, France (Oct. 2021).